


Towards Storage Class Memory:

3-D crosspoint access devices using **Mixed-Ionic-Electronic-Conduction (MIEC)**



Geoffrey W. Burr

IBM Research – Almaden




February 12, 2013

gwburr@us.ibm.com




Computational Electromagnetics

Phase-change & Storage class memory



Geoffrey W. Burr



Outline

▪ Motivation

- future server-room power & space demands may require a new technology – **Storage Class Memory (SCM)** – combining...
 - ❖ the benefits of a solid-state memory (**high performance** and **robustness**)
 - ❖ the **archival capabilities** and **low cost** of conventional HDD

▪ 3-D Crosspoint memory

- High-density, high-performance **Non-Volatile Memory (NVM)**
 - ❖ STT-MRAM, RRAM, PCM
- **Back-End-Of-the-Line (BEOL)**-compatible access device
 - ❖ High ON-state current for writing ($>10\text{MA}/\text{cm}^2$)
 - ❖ Low OFF-state leakage ($<100\text{pA} \rightarrow >10^7$ ON/OFF ratio)
 - ❖ Bipolar operation (for RRAM or STT-MRAM)
 - Access Device based on **Mixed-Ionic-Electronic-Conduction**

▪ Conclusion


- With its combination of **low-cost** and **high-performance**, SCM could impact much more than just the server-room...

Power & space in the server room

The cache/memory/storage hierarchy is rapidly becoming the **bottleneck for large systems**.

We know how to create MIPS & MFLOPS cheaply and in abundance, but **feeding them with data** has become the performance-limiting *and* most-expensive part of a system (in **both \$ and Watts**).

U.S. Market



Source IDC: 2006, Document # 201722, "The Impact Of Power and Cooling On Data Center Infrastructure", John Humphreys, Jed Scaramella

Extrapolation to 2020

(at 70% CGR → need
2 GIOP/sec)



- **5 million HDD**
- **16,500** sq. ft. !!
- **22 Megawatts**

R. Freitas and W. Wilcke, *Storage Class Memory: the next storage system technology* – "Storage Technologies & Systems" special issue of the IBM Journal of R&D (2008)

...yet critical applications are also undergoing a paradigm shift

Compute-centric paradigm

Main Focus: Solve differential equations

Bottleneck: *CPU / Memory*

Typical Examples: Computational Fluid Dynamics
Finite Element Analysis
Multi-body Simulations



(at 90% CGR → need **1.7 PB/sec**)

• **5.6 million HDD**

- **19,000** sq. ft. !!
- **25 Mega**watts

Data-centric paradigm

Main Focus: Analyze petabytes of data

Bottleneck: *Storage & I/O*

Typical Examples: Search and Mining
Analyses of social/terrorist networks
Sensor network processing
Digital media creation/transmission
Environmental & economic modeling




(at 90% CGR → need **8.4G SIO/sec**)

• **21 million HDD**


- **70,000** sq. ft. !!
- **93 Mega**watts

Problem (& opportunity): The **access-time gap** between memory & storage





- Modern computer systems have long had to be designed around **hiding the access gap** between **memory** and **storage** → caching, threads, predictive branching, etc.
- “Human perspective” – if a CPU instruction is analogous to a 1-second decision by a human, retrieval of data from off-line tape represents an analogous delay of 1250 years

Problem (& opportunity): The access-time gap between memory & storage



- Today, **Solid-State Disks** based on NAND Flash can offer fast ON-line storage, and storage capacities are increasing as devices scale down to smaller dimensions...

...but while prices are dropping, the **performance gap** between memory and storage remains significant, and the already-**poor device endurance** of Flash is getting worse.

Problem (& opportunity): The **access-time gap** between memory & storageNear-future


Research into new solid-state non-volatile memory candidates

– originally motivated by finding a “successor” for NAND Flash –
has opened up several interesting ways to change the memory/storage hierarchy...

- 1) **Embedded Non-Volatile Memory** – low-density, fast ON-chip NVM
- 2) **Embedded Storage** – low density, slower ON-chip storage
- 3) **M-type Storage Class Memory** – **high-density**, fast OFF- (or ON*)-chip NVM
- 4) **S-type Storage Class Memory** – **high-density**, very-near-ON-line storage

* ON-chip using 3-D packaging

S-type vs. M-type SCM



M-type: Synchronous

- Hardware managed
- Low overhead
- Processor waits
- New NVM → **not Flash**
- Cached or pooled memory
- Persistence (data survives despite component failure or loss of power) requires redundancy in system architecture




~1us read latency

S-type: Asynchronous

- Software managed
- High overhead
- Processor doesn't wait, (process-, thread-switching)
- Flash or new NVM
- Paging or storage
- Persistence → RAID



Storage-type vs. memory-type Storage Class Memory



The cost basis of semiconductor processing is well understood – the paths to higher density are
 1) shrinking the minimum lithographic pitch **F**, and 2) storing **more bits PER 4F²**

Cost structure of silicon-based technology

Co\$t determined by

- cost per wafer
- # of dies/wafer
- memory area per die [sq. mm]
- **memory density** [bits per $4F^2$]
- **patterning density** [sq. mm per $4F^2$]





Chart courtesy of Dr. Chung Lam, IBM Research updated version of plot from 2008 *IBM Journal R&D* article

Storage Class Memory → need 3-D crosspoint arrays



Outline

▪ Motivation

- future server-room power & space demands may require a new technology – **Storage Class Memory (SCM)** – combining...
 - ❖ the benefits of a solid-state memory (**high performance** and **robustness**)
 - ❖ the **archival capabilities** and **low cost** of conventional HDD

▪ 3-D Crosspoint memory


- High-density, high-performance **Non-Volatile Memory (NVM)**
 - ❖ STT-MRAM, RRAM, PCM
- **Back-End-Of-the-Line (BEOL)**-compatible access device
 - ❖ High ON-state current for writing ($>10\text{MA}/\text{cm}^2$)
 - ❖ Low OFF-state leakage ($<100\text{pA} \rightarrow >10^7$ ON/OFF ratio)
 - ❖ Bipolar operation (for RRAM or STT-MRAM)
 - Access Device based on **Mixed-Ionic-Electronic-Conduction**

▪ Conclusion

- With its combination of **low-cost** and **high-performance**, SCM could impact much more than just the server-room...

Storage Class Memory at IBM Almaden

2004
IBM/Macronix/
Qimonda
Joint Project
begins



IEDM 2006


Overview of candidate device technologies for storage-class memory

Storage-class memory (SCM) combines state memory, such as high performance archival capabilities and low cost of conventional magnetic storage. Such a device would require nonvolatile memory technology that could extremely high effective areal density using submicron patterning techniques, multiple layers of devices. We review the nonvolatile memory technologies that post-contrast such an SCM. We discuss both conventional flash memory, such as SONOS, and nonvolatile memory technologies that post-contrast such an SCM. We discuss both conventional flash memory, such as SONOS, and nonvolatile memory technologies that post-contrast such an SCM. We discuss both conventional flash memory, such as SONOS, and nonvolatile memory technologies that post-contrast such an SCM.

Phase-change random access memory: A scalable technology

Nonvolatile RAM using resistance contrast in phase-change materials for phase-change RAM (PCRAM) is a promising technology for future storage-class memory. However, such a technology can succeed only if it can scale smaller in size, given the increasingly tiny memory cells that are projected for future technology nodes (i.e., generations). We first discuss the critical aspects that may affect the scaling of PCRAM, including material properties, power consumption during programming and read operations, thermal cross-talk between memory cells, and failure mechanisms. We then discuss experiments that directly address the scaling properties of the phase-change materials themselves, including studies of phase transitions in both nanoparticles and ultrathin films as a function of particle size and film thickness. This work in materials directly motivated the successful creation of a series of prototype PCRAM devices, which have been fabricated and tested at phase-change material cross-sections with extremely small dimensions as low as $3 \text{ nm} \times 30 \text{ nm}$. These device measurements provide a clear demonstration of the excellent scaling potential offered by this technology, and they are also consistent with the scaling behavior predicted by extensive device simulations. Finally, we discuss issues of device integration and cell design, manufacturability, and reliability.



2005



2006

2007

2008







2009

2010

2011

2012



Science 2009
JAP 2012
(MRS 2013)


Ingredients of crosspoint memory

1) NVM element

- Improved **FLASH**
- **Magnetic Spin Torque Transfer**
 - STT-RAM
 - Magnetic Racetrack
- **Phase Change RAM**
- **Resistive RAM**

2) High-density access device (A.D.)

- **2-D** – silicon transistor or diode
- **3-D** → **higher density per $4F^2$**
 - polysilicon diode (but $<400^\circ\text{C}$ processing?)
 - **MIEC A.D.** (Mixed Ionic-Electronic Conduction)
 - OTS A.D. (Ovonic Threshold Switch)
 - Conductive oxide tunnel barrier A.D.



Limitations of Flash

Asymmetric performance

Writes much slower than reads

Program/erase cycle

Block-based, no write-in-place

Data retention and Non-volatility



Retention gets worse as Flash scales down

Endurance

- Single level cell (SLC) → 10^5 writes/cell
- Multi level cell (MLC) → 10^4 writes/cell
- Triple level cell (TLC) → ~ 300 writes/cell

Future outlook

- Scaling focussed solely on density
- 3-D schemes exist but are complex



STT (Spin-Torque-Transfer) RAM

- Controlled switching of free magnetic layer in a magnetic tunnel junction using current, leading to two distinct resistance states

Strengths



- Inherently very fast → **almost as fast as DRAM**
- **Much better endurance** than Flash or PCM
- Radiation-tolerant
- Materials are Back-End-Of-the-Line compatible
- Simple cell structure → reduced processing costs

Weaknesses

- Achieving **low switching current/power** is not easy
- BEOL temperatures can affect STT-MRAM device stack
- Resistance contrast is quite low (2-3x) → achieving **tight distributions** is ultra-critical
- High-temperature retention **strongly affected by scaling** below $F \sim 50\text{nm}$
- Tradeoff between fastest switching and switching reliability

Outlook: Strong outlook for an Embedded Non-Volatile Memory to replace/augment DRAM.

While near-term prospects for high-density SCM with STT-RAM may seem dim, **Racetrack Memory** offers hope for using STT concepts to create vertical “shift-register” of domain walls → potential densities of 10-100 bits/ F^2



Phase-change RAM

- Switching between **low-resistance** crystalline, and **high-resistance** amorphous phases, controlled through power & duration of electrical pulses

Strengths


- **Very mature** (large-scale demos & products)
- Industry consensus on material → GeSbTe or GST
- Large resistance contrast → analog states for **MLC**
- Offers **much better endurance** than Flash
- Shown to be **highly scalable** (still works at ultra-small **F**) and Back-End-Of-the-Line compatible
- Can be very fast (depending on material & doping)

Weaknesses

- RESET step to high resistance requires melting → **power-hungry**, thermal crosstalk?
To keep switching power down → sub-lithographic feature and high-current Access Device
To fill small feature → ALD or CVD → difficult now to replace GST with a better material
Variability in small features broadens resistance distributions
- 10-year **retention at elevated temperatures** can be an issue → recrystallization
- Device characteristics change over time due to elemental segregation → device failure
- **MLC** strongly affected by relaxation of amorphous phase → “resistance drift”

Outlook: NOR-replacement products now shipping → if yield-learning successful and MLC drift-mitigation and/or 3-D Access Devices can offer high-density (=low-cost), then opportunity for NAND replacement, S-type, and then finally M-type SCM may follow

Phase Change Material




Resistive RAM

Voltage-controlled formation & dissipation of an oxygen-vacancy (or metallic) filament through an otherwise insulating layer

Strengths

- Good retention at elevated-temperatures
- Simple cell structure → reduced processing costs
- Both fast and ultra-low-current switching have been demonstrated
- Some RRAM materials are Back-End-Of-the-Line compatible
- Relatively new field → high hopes for improved material concepts
- Less “gating” Intellectual Property to license
- Some RRAM concepts offer co-integrated NVM & Access Device
- Numerous ongoing development efforts



Weaknesses

- Highly immature technology – wide variation in materials hampers cross-industry learning
- Demonstrated endurance is slightly better than Flash, but lower than PCM or STT-RAM
- **Switching reliability** an issue, even within single devices, and read disturb can be an issue
- An initial high-voltage “**forming**” step is often required
- To attain low RESET switching currents, circuit must constrain current during previous SET
- Unipolar and bipolar versions – bipolar typically better in both write margins & endurance, but then requires an unconventional bipolar-capable Access Device (transistor or diode is out)
- High array yield with minimal “outlier” devices **not yet demonstrated**
- Tradeoff between switching speed, long-term retention, and reliability **not yet explored**

Outlook: Outlook is unclear. Emergence of a strong material candidate offering high array yield & reliability could focus industry efforts considerably. Absent that, many uncertainties remain about prospects for reliable storage & memory products.


Ingredients of crosspoint memory

1) NVM element

- **Improved FLASH**
- **Magnetic Spin Torque Transfer**
 - STT-RAM
 - Magnetic Racetrack
- **Phase Change RAM**
- **Resistive RAM**

2) High-density access device (A.D.)


- **2-D** – silicon transistor or diode
- **3-D** → **higher density per $4F^2$**
 - polysilicon diode (but $<400^\circ\text{C}$ processing?)
 - **MIEC A.D.** (Mixed Ionic-Electronic Conduction)
 - **OTS A.D.** (Ovonic Threshold Switch)
 - **Conductive oxide tunnel barrier A.D.**




High density \rightarrow 3D Multilayer Crosspoint Memory Array

As a result of the cost-basis of semiconductor manufacturing, memory cost is inversely related to bit density

(adapted from Burr, EIPBN 2008)



Stack 'L' layers in 3D



Effective cell size: $4F^2$


Effective cell size: $4F^2/L$

F = minimum litho. feature size

Since they effectively store more bits per $4F^2$ footprint,

3D crosspoint arrays \Rightarrow a route to low cost memory


Large arrays require an Access Device at each element



Memory Element (PCM, RRAM etc.)

Access Device (Selector)

Apply V



Sense I


Current 'sneak path' problem

Access device needed in series with memory element

- Cut off current 'sneak paths' that lead to incorrect sensing and wasted power
- Typically diodes used as access devices
- Could also use devices with highly non-linear I-V curves


Requirements for an Access Device for 3D Crosspoint Memory

- High ON-state current density
> **10 MA/cm²** for PCM / RRAM RESET
- Low OFF-state leakage current
> **10⁷** ON/OFF ratio, and
wide low-leakage (< **100pA**) voltage zone to
accommodate half-selected cells in large
arrays
- Back-End process compatible
< **400C** processing to allow 3D stacking
- Bipolar operation
needed for optimum RRAM operation




IBM's MIEC-based access device satisfies all these criteria

MIEC access devices offer highly nonlinear & Bipolar I-V Curves



Lateral (bridge) device




Vertical device (scaled TEC)

- Devices fabricated on 4inch wafers
- Voltage margin @ 10nA of 0.85V
- Suitable (desirable) for bipolar memory elements such as RRAM

MIEC access devices can operate in both polarities

(Gopalakrishnan *et al*, 2010 VLSI Tech. Sym.)

MIEC device operation



Our devices:

BE → inert (eg. W, TiN)

TE → inert or ionizable

MIEC can be deposited @ ~200C

Cu-containing Mixed Ionic-Electronic Conduction[†] (MIEC) materials:

- Mobile Cu → transport in E-field
- Cu interstitials/vacancies can act as dopants
⇒ relationship between **mobile Cu** and local **electron/hole concentration**

Voltage applied to electrodes leads to ...

- transient Cu ion drift, followed by
- steady-state electron/hole current



[†]Ref: I. Riess, *Solid State Ionics*, 157, 1 (2003) for an overview of MIEC models

Exploit non-linear I-V relationship in MIEC devices for access device functionality



(Gopalakrishnan *et al*, 2010 VLSI Tech. Sym.)

MIEC devices – 200mm wafer integration demonstrated

180 nm CMOS
Front-End
→ 1T-1MIEC
(1 transistor + 1 MIEC
access device)



TEM x-section




CMP process for MIEC material with modified commercial Cu slurry →

self-aligned MIEC Diode-in-Via (DIV) in a 200 mm wafer process

(Shenoy *et al*, 2011 VLSI Tech. Sym.)

MIEC devices support ultra-low leakage currents

(needed for successful *half-* and *un-select* within large arrays)

Voltage margin @ 10nA of 1.1V



~ 10 pA leakage currents near 0V & wide range with <100pA

(Burr *et al*, 2012 VLSI Tech. Sym.)

MIEC devices can supply LARGE driving currents

(needed for successful *write* of power-hungry NVM candidates)

Current




100's of uA pulse currents \rightarrow ON/OFF ratio $> 10^7$



(Shenoy *et al*, 2011 VLSI Tech. Sym.)

Requirements for an Access Device for 3D Crosspoint Memory

- ✓ High ON-state current density
> **10 MA/cm²** for PCM / RRAM RESET
 - ✓ Low OFF-state leakage current
> **10⁷** ON/OFF ratio, and
wide low-leakage (< **100pA**) voltage zone to
accommodate half-selected cells in large arrays
 - ✓ Back-End process compatible
< **400C** processing to allow 3D stacking
 - ✓ Bipolar operation
needed for optimum RRAM operation
- variability?
 - yield?
 - co-integration with NVM?
 - turn-ON speed for write?
 - endurance?
 - manufacturability?
 - scalability?
 - long-term leakage?
 - turn-OFF speed?
 - turn-ON speed for read?




Multiple MIEC devices can be made with similar characteristics
 (essential for reading, especially if SNR from the NVM is low)







- Voltage margin (V_m) $\sim 1.1V$
- Low inter-device variability

Integrated small arrays of MIEC DIVs with high yield

(Shenoy *et al*, 2011 VLSI Tech. Sym.)





Large Arrays of MIEC have been integrated at 100% yield



100% yield and tight distributions in 512 kbit 1T-1MIEC array

(Burr *et al*, 2012 VLSI Tech. Sym.)





MIEC has been integrated together with PCM in 200nm process



Demonstrated $> 10^5$ cycles of PCM SET/RESET through stacked MIEC access device

(Burr *et al*, 2012 VLSI Tech. Sym.)


MIEC supports 15ns writes of PCM → suitable for M-class SCM



(Virwani *et al*, IEDM 2012)

MIEC access device can supply >150uA in 15ns ... sufficient to RESET PCM


MIEC endurance at low current $\rightarrow >> 1e10$ cycles



Low current (memory READ) endurance $> 10^{10}$ cycles

(Gopalakrishnan *et al*, 2010 VLSI Tech. Sym.)

MIEC endurance at high current is finite \rightarrow leakage increases



DC I-V curves monitored in between 100uA pulses

After many cycles ...



Leakage current rises ...

... and voltage margin shrinks

High current (memory WRITE) endurance is finite.

(Shenoy *et al*, 2011 VLSI Tech. Sym.)

MIEC endurance scales sharply with current (NOT current density)




Endurance depends inversely on current (exponential) and pulse duration

(Shenoy *et al*, 2011 VLSI Tech. Sym.)

MIEC endurance at modest write currents > 1e8

>10⁸ endurance for sub-45nm-node PCM!
 (I_{RESET} < 150 μA)

Expect even higher MIEC endurance for RRAM
 (I_{PROG/ERASE} < 100uA)



Strong current-dependence of MIEC access device endurance persists across many different device structures


(Shenoy *et al*, 2011 VLSI Tech. Sym.)

MIEC cycling failure associated with Copper agglomeration

Before cycling



BEC CD ~ 80 nm
Wide area TEC

After cycling



425,000 cycles
@ 325 μ A

negative
voltage on
TEC




Endurance failure correctable by annealing and/or voltage pulses







(Shenoy *et al*, 2011 VLSI Tech. Sym.)

Requirements for an Access Device for 3D Crosspoint Memory

- ✓ High ON-state current density
> **10 MA/cm²** for PCM / RRAM RESET
- ✓ Low OFF-state leakage current
> **10⁷** ON/OFF ratio, and
wide low-leakage (< **100pA**) voltage zone to
accommodate half-selected cells in large arrays
- ✓ Back-End process compatible
< **400C** processing to allow 3D stacking
- ✓ Bipolar operation
needed for optimum RRAM operation
- ✓ variability?
- ✓ yield?
- ✓ co-integration with NVM?
- ✓ turn-ON speed for write?
- ✓ endurance?
- manufacturability?
- scalability?
- long-term leakage?
- turn-OFF speed?
- turn-ON speed for read?



Conductive AFM → rapid exploration of processes & materials





Large thermal process budget window

Manufacturable deposition

Short loop process flows on relevant structures


Rapid learning cycles enabled by cAFM



(Burr *et al*, 2012 VLSI Tech. Sym.)

Process optimization for higher V_m

Lateral scaling of just BEC size






Current scales well with BEC size over several orders of magnitude

Suggests non-filamentary nature of operation mechanism

(Gopalakrishnan *et al*, 2010 VLSI Tech. Sym.)


Lateral scaling of TEC size (slide 1 of 3)

Correction to 2012 IEDM



(Virwani *et al*, 2012 IEDM)

(Shenoy *et al*, 2011 VLSI Tech. Sym.)




Voltage margin increased with smaller TEC CD

Consistent with trend seen on earlier devices

Selector functionality is maintained in fully confined MIEC devices with reduced TEC and BEC size


Lateral scaling of TEC size (slide 2 of 3)




(Virwani *et al*, 2012 IEDM)

Ultra-scaled MIEC access devices can still deliver >100uA pulse currents in both polarities

Lateral scaling of TEC size (slide 3 of 3)








Sub-30nm lateral CD MIEC device



(Virwani *et al*, 2012 IEDM)

No lower limit to lateral scaling has been found so far

Thickness scaling trends




Cumulative distribution plots of 10nA MIEC voltage margin

MIEC devices are well behaved down to 12nm minimum inter-electrode distance (d_{min})

(Virwani *et al*, 2012 IEDM)


Thickness scaling trends – failure analysis (slide 1 of 2)




Start to see some failures in arrays of MIEC devices with $d_{min} \sim 12nm$ – Leakage current increases

Thickness scaling trends – failure analysis (slide 2 of 2)

(Virwani *et al*, 2012 IEDM)




Use TEM to correlate device failures to MIEC thickness



Lower limit seen for thickness scaling of this MIEC access device

Requirements for an Access Device for 3D Crosspoint Memory

- ✓ High ON-state current density
> **10 MA/cm²** for PCM / RRAM RESET
 - ✓ Low OFF-state leakage current
> **10⁷** ON/OFF ratio, and
wide low-leakage (< **100pA**) voltage zone to
accommodate half-selected cells in large arrays
 - ✓ Back-End process compatible
< **400C** processing to allow 3D stacking
 - ✓ Bipolar operation
needed for optimum RRAM operation
 - ✓ variability?
 - ✓ yield?
 - ✓ co-integration with NVM?
 - ✓ turn-ON speed for write?
 - ✓ endurance?
 - ✓ manufacturability?
 - ✓ scalability?
- long-term leakage?
 - turn-OFF speed?
 - turn-ON speed for read?





Novel Mixed-Ionic-Electronic-Conduction (MIEC) Access Device

Strengths

- **High** enough **ON currents** for PCM – cycling of PCM has been demonstrated
- **Low** enough **OFF current** for large arrays
- Very large ($\gg 1e10$) endurance for typical 5uA read currents
- Voltage margins $> 1.5V$ with tight distributions \rightarrow sufficient for large arrays
- CMP process demonstrated
- 512kBit arrays demonstrated w/ 100% yield
- Scalable to $< 30nm$ CD, $< 12nm$ thickness
- Capable of 15ns write, $<< 1\mu s$ read

Weaknesses

- Maximum voltage across companion NVM during switching must be low (1-2V) \rightarrow influences half-select condition and thus achievable array size
- **Endurance during NVM programming** is strongly dependent on programming current



Gopalakrishnan, VLSI 2010
Shenoy, VLSI 2011

Burr, VLSI 2012
Virwani, IEDM 2012

Competitive Outlook among emerging NVMs

High Speed
↓

Future NOR applications

(program code, etc.)

- **PCM** (but market disappearing)

Future NAND applications

(consumer devices, etc.)

- **3-D NAND** (but crossover to succeed 20nm conventional NAND may require >50 layers!)
- **PCM?/RRAM?**

Embedded Storage

(low density, slower ON-chip storage)

- **NAND?** (but complicated process)
- **RRAM?/PCM?**

S-type Storage Class Memory

(**high-density**, very-near-ON-line storage)

- 1) **PCM?/RRAM?**
- 2) **Racetrack?** (future?)

Embedded Non-Volatile Memory

(low-density, fast ON-chip NVM)

- **STT-RAM? CBRAM?**

M-type Storage Class Memory


(**high-density**, fast OFF- (or ON*)-chip NVM)

- **CBRAM? STT-RAM?**
- **PCM?/RRAM?**
- **Racetrack?** (future?)

Low co\$t
→

* ON-chip using 3-D packaging

Paths towards SCM



What does the future hold?

- Consumer disk and enterprise tape will persist for the foreseeable future
- Flash will come into its own (in enterprise systems)
- Flash may drive out enterprise disk, and if it doesn't, SCM will
- When will SCM arrive?

That will depend on the path the NAND industry takes after the 16-20nm node...

- 3-D NAND succeeds → new NVMs (such as PCM, RRAM, STT-RAM) will develop slowly, driven only by SCM/embedded market
- 3-D NAND fails or is late → one new NVM will be driven rapidly by NAND market
- If the latter, SCM could become the dominant storage technology by 2020
- The application software stack will be redesigned to utilize SCM-enabled persistent memory

For more information & *acknowledgements*

- K. Virwani, G. W. Burr, **Rohit S. Shenoy**, C. T. Rettner, A. Padilla, T. Topuria, P. M. Rice, G. Ho, R. S. King, K. Nguyen, A. N. Bowers, M. Jurich, M. BrightSky, E. A. Joseph, A. J. Kellock, N. Arellano, B. N. Kurdi and **Kailash Gopalakrishnan**, "Sub-30nm scaling and high-speed operation of fully-confined Access-Devices for 3-D crosspoint memory based on Mixed-Ionic-Electronic-Conduction (MIEC) Materials," *IEDM Technical Digest*, 2.7, (2012).
- **Geoffrey W. Burr**, **Kumar Virwani**, R. S. Shenoy, **Alvaro Padilla**, M. BrightSky, E. A. Joseph, M. Lofaro, A. J. Kellock, R. S. King, K. Nguyen, A. N. Bowers, M. Jurich, C. T. Rettner, B. Jackson, D. S. Bethune, R. M. Shelby, T. Topuria, N. Arellano, P. M. Rice, **Bulent N. Kurdi**, and K. Gopalakrishnan, "Large-scale (512kbit) integration of Multilayer-ready Access-Devices based on Mixed-Ionic-Electronic-Conduction (MIEC) at 100% yield," *Symposium on VLSI Technology*, T5.4, (2012).
- R. S. Shenoy, K. Gopalakrishnan, **Bryan Jackson**, K. Virwani, G. W. Burr, C. T. Rettner, **A. Padilla**, **Don S. Bethune**, R. M. Shelby, A. J. Kellock, M. Breitwisch, E. A. Joseph, R. Dasaka, R. S. King, K. Nguyen, A. N. Bowers, M. Jurich, A. M. Friz, T. Topuria, P. M. Rice, and B. N. Kurdi, "Endurance and Scaling Trends of Novel Access-Devices for Multi-Layer Crosspoint Memory based on Mixed Ionic Electronic Conduction (MIEC) Materials," *Symposium on VLSI Technology*, T5B-1, (2011).
- K. Gopalakrishnan, R. S. Shenoy, C. T. Rettner, K. Virwani, Don S. Bethune, R. M. Shelby, G. W. Burr, A. J. Kellock, R. S. King, K. Nguyen, A. N. Bowers, M. Jurich, B. Jackson, A. M. Friz, T. Topuria, P. M. Rice, and B. N. Kurdi, "Highly-Scalable Novel Access Device based on Mixed Ionic Electronic Conduction (MIEC) Materials for High Density Phase Change Memory (PCM) Arrays," *Symposium on VLSI Technology*, 19.4, (2010).
- G. W. Burr, **Matt J. Breitwisch**, **Michele Franceschini**, **Davide Garetto**, K. Gopalakrishnan, B. Jackson, B. Kurdi, C. Lam, **Luis A. Lastras**, A. Padilla, **Bipin Rajendran**, S. Raoux, and R. Shenoy, "Phase change memory technology," *Journal of Vacuum Science & Technology B*, 28(2), 223-262, (2010).
- G. W. Burr, B. N. Kurdi, J. C. Scott, C. H. Lam, K. Gopalakrishnan, and R. S. Shenoy, "An overview of candidate device technologies for Storage-Class Memory," *IBM Journal of Research and Development*, 52(4/5), 449 (2008).
- S. Raoux, G. W. Burr, M. J. Breitwisch, C. T. Rettner, Y. Chen, R. M. Shelby, M. Salinga, D. Krebs, S. Chen, H. L. Lung, and C. H. Lam, "Phase-change random access memory — a scalable technology," *IBM Journal of Research and Development*, 52(4/5), 465,, (2008).
- **Rich Freitas** and **Winfried Wilcke**, "Storage Class Memory, the next storage system technology," *IBM Journal of Research and Development*, 52(4/5), 439, (2008).
- **Yi-Chou Chen**, **Charlie T. Rettner**, **Simone Raoux**, G. W. Burr, S. H. Chen, **R. M. (Bob) Shelby**, M. Salinga, W. P. Risk, T. D. Happ, G. M. McClelland, M. Breitwisch, A. Schrott, J. B. Philipp, M. H. Lee, R. Cheek, T. Nirschl, M. Lamorey, C. F. Chen, E. Joseph, S. Zaidi, B. Yee, H. L. Lung, R. Bergmann, and **Chung Lam**, "Ultra-Thin Phase-Change Bridge Memory Device Using GeSb," *IEDM Technical Digest*, paper S30P3, (2006).

<http://researcher.ibm.com>, search for "Burr" or "Storage Class Memory"