Efficient Power Management Schemes for Dual-Processor Fault-Tolerant Systems

Yifeng Guo, Dakai Zhu The University of Texas at San Antonio

> Hakan Aydin George Mason University





Outline

Background and Motivation

- System Models
- * POED Algorithm
- Application to Energy Efficient Fault-Tolerant Real-Time Systems
- Simulation Results and Discussions
- *** Conclusions**



Energy is Precious: Everywhere!

- * Popularity mobile devices
 - Smart phones: 492 million in 2011
 - Battery operated: limited capacity;
 Smart phones: a few days
 Laptop: 3 10 hours



- Data centers and servers
 - Excessive heat \rightarrow cooling
 - Operation cost:
 - 1.5% electricity in US (2007)
 - → billion \$



Power Reduction Techniques

* LCD

- Brightness; on/off
- * Memory
 - Different power states
- - Spin down
- * CPU
 - Voltage/frequency scaling
 - Low power states:

1-5% of the peak power







A Simple System-Level Power Model

Example: A real time task T needs 2 units with processing speed f



* A simple system power model $P(f) = P_s + (P_{ind} + P_d) = P_s + P_{ind} + C_{ef} f^m$



Fault-Tolerant System Design

* Faults

- Transient fault
 - ✓ Temporary, will disappear
- Permanent fault



✓ System component → replacement/redundancy

* Techniques

- Time redundancy
 - ✓ available system slack for recovery execution
 - ✓ only tolerate transient fault w/o permanent fault
 - \checkmark task with utilization > 50% can not be managed

Hardware redundancy

✓ Both transient & permanent fault (e.g., duplex, TMR system)

✓ Tremendous energy consumption





Transient Faults/Reliability vs. DVFS

- * Transient faults vs. Critical charge Q_{crit}
 - smallest charge needed to flip circuit states





Figure 3. Measured error rates for an 18×18-bit field-programmable gate array multiplier block at 90 MHz and 27° C.

Co-Management of Energy and Reliability

- Reliability-Aware Power Management [Zhu '06, Qi '11]
 - low supply voltage (DVFS) → more transient fault
 - time redundancy
- Standby-Sparing [Ejlali '09] and [Haque '11]
 - dual-processor systems, aperiodic/periodic tasks
 - primary processor: primary tasks, DVFS
 - spare processor: backup tasks, DPM, deallocation
 - minimize the overlap between primary and backup
 - tolerate transient fault and one permanent fault

Secondary Execution Time Shifting (SETS) [Unsal '09]

- periodic tasks
- a mixed manner (P/B tasks)
 - static scheme to reduce overlap between primary and backup

Application Model

- * *n* periodic real-time tasks $\Psi = \{T_1, ..., T_n\};$
- * $T_i: (c_v, p_i)$
 - c_i : worst case execution time (WCET) at f_{max} ($f_{max} = 1$);
 - p_i: period;
 - WCET = c_i/f_i in a lower frequency;
 - $u_i = c_i/p_i$
 - $U = \sum u_i, i = 1, \dots n$
- * B_i : backup for T_i
 - same parameters $(c_i \& p_i)$
 - no DVFS (transient fault)
 - different CPUs for T_i and B_i (permanent fault)



Problem to Solve

- * Hardware redundancy: Dual-CPU systems
 - Tolerate *a single permanent* fault
 - Tolerate transient faults
- Search task: primary & backup copies
 - Primary & backup need on *different* CPUs
- Standby-Sparing in Dual-CPU [Haque '11]
 - Example: $T_1(1, 5)$ and $T_2(2, 10)$



Mixed Allocation of P/B Tasks

* Each CPU gets a set of mixed P/B tasks

Scale down primary tasks



Problem: backup tasks run concurrently with primary tasks → more energy consumption!

Differentiate Executions of P/B Tasks

- * P/B tasks: different preferences
 - Primary tasks: as soon as possible (ASAP)
 - Backup tasks: as late as possible (ALAP)



Problem: how to efficiently schedule RT tasks with different *preferences* **on each CPU?**

RT Tasks with Preferences and Schedule

- * A set of *n* periodic tasks: $\Psi = \{T_1, ..., T_n\}$
 - Each task has a *preference*: ASAP or ALAP
 - ASAP tasks (Ψ_S) & ALAP tasks (Ψ_L)

$$\Psi = \Psi_S \cup \Psi_L \qquad [Guo TR'12]$$

- A feasible schedule of tasks
 - Schedule: $S: t \to T_i, 0 \le t \le LCM, 1 \le i \le n$
 - T_i is executed in time slot [t, t+1): $S(t) = T_i$
 - No deadline miss



Accumulated ASAP/ALAP Executions

* Accumulated ASAP execution before time t $\Delta(S,t) = \sum_{z=0}^{t} \delta(S,z) \qquad 0 \le t \le LCM$ where (S,z) = 1 if $S(z) = T_i$ and $t \in \Psi_s$

* Accumulated ALAP execution after time t $\Omega(S,t) = \sum_{z=t}^{LCM-1} \omega(S,z) \qquad 0 \le t \le LCM$ where (S,z) = 1 if $S(z) = T_i$ and $t \in \Psi_L$



Optimal Preference-Oriented Schedules

- An ASAP-optimal schedule: S^{opt}_{asap}
 - If S_{asap}^{opt} is a feasible schedule and, for any other feasible schedule *S*, there is:

 $\Delta(S_{asap}^{opt}, t) \ge \Delta(S, t) \quad (0 \le t \le LCM)$

- * An ALAP-optimal schedule: S^{opt}_{alap}
 - If S_{alap}^{opt} is a feasible schedule and, for any other feasible schedule *S*, there is:

 $\Omega(S_{alap}^{opt}, t) \ge \Omega(S, t) \quad (0 \le t \le LCM)$

- * An PO-optimal schedule: S^{opt}
 - If S^{opt} is a feasible schedule and, for any other feasible schedule S, there is:

 $\Delta(S^{opt}, t) \ge \Delta(S, t) \text{ and } \Omega(S^{opt}, t) \ge \Omega(S, t) \quad (0 \le t \le LCM)$

Optimal Schedules vs. System Loads

- * U < 1: discrepant optimal schedules with idle time
 - Example: T_1 (1, 3), T_2 (1, 4) and T_3 (1, 6), U = 0.75where $\Psi_S = \{T_1\}, \ \Psi_L = \{T_2, T_3\}$





U = 1: *harmonious* optimal schedules

Preference-Oriented Earliest Deadline Heuristic

- ASAP Scheduling Principle
 - At any time, if there are ready ASAP tasks, they should be executed first provided that such executions will not lead to deadline miss for ALAP tasks
- * ALAP Scheduling Principle
 - If there is no ready ASAP tasks, CPU should idle provided that it will not lead to deadline miss for ALAP tasks
- Explicitly manage *idle time* with wrapper task [Zhu '09]
 [Zhu '09]
 - Idle time \rightarrow *wrapper tasks* with deadlines



Preference-Oriented Earliest Deadline Heuristic

- * **POED** scheduling algorithm: at time *t*
 - If T_k is a ready ASAP task with earliest deadline d_k, check look-ahead interval [t, d_k]

✓ If there is free time, execute T_k (maybe wrapped execution)

- ✓ Otherwise, urgent execute the earliest deadline ALAP task
- If wrapper tasks T_x with deadline d_x (ASAP), check look-ahead interval $[t, d_x]$

✓ If there is free time, execute T_x (CPU free)

✓ Otherwise, urgent execute the earliest deadline ALAP task

• No ASAP/wrapper tasks: execute ALAP tasks with EDF



Look-Ahead Interval





POED-Based EEFT on Duplex Systems

- Steps:
 - map primary tasks to two CPUs (e.g., WFD)
 - cross assign backup tasks to CPUs
 - calculate scaled frequency for primary tasks on each CPU
 - on each CPU, execute tasks with the POED scheduler
 - ✓ Primary tasks have ASAP preference
 - Backup tasks have ALAP preference
 - When a task completes successfully on one CPU, notify other CPU to cancel its backup
- Online Extension
 - dynamic slack from task cancellation & AET << WCET

further slow down primary/delay backup

An Example

* $T_1(1, 5)$ and $T_2(2, 10), U = 0.4$







Simulation Settings

Power	P _s	0.01
	P _{ind}	0.1
	C _{ef}	1
	т	3
	frequency levels	0.4, 0.6, 0.8, 1.0
Application	Num Tasks/Task Set	10, 20,, 100
	Utilization of Each Task	UUniFast scheme [Bini '04
	Period of Each Task	$[p_{min}, p_{max}]$ uniform dist.
	<i>p</i> _{max}	100
	<i>P_{min}</i>	10
	Num Tasks Sets/Data Point	100
	U (static load)	0.3, 0.4,, 1.0
	α _i (dynamic load)	Uniform dist. w/ average a
Processor	Num of Processors	2 (dual-processor system)
	HARSH-2013, Shenz	zhen, China

Schemes for Comparisons

- Baseline: Basic-SS
 - Basic standby-sparing w/o scaled frequency
- Existing schemes for comparison
 - SS-SPM
 - ✓ Standby-sparing w/ offline scaled frequency
 - SS-DPM (ASSPT [Haque '11])
 - Standby-sparing w/ further scaled frequency using online slack
- Proposed schemes
 - POED-SPM
 - ✓ POED w/ offline scaled frequency
 - POED-DPM

Y POED w/ further scaled frequency using online slack

Energy Savings: POED vs. Standby-Sparing



Energy Savings: POED vs. Standby-Sparing



HARSH-2013, Shenzhen, China

20 tasks per set

Conclusions & Future Work

- * POED-based EEFT for dual-processor systems
- Objective
 - co-management of energy with reliability
- * Results
 - significant energy savings vs. standby-sparing
- * Future work
 - Effects of additional DVFS transition
 - Multiprocessor system with more than two processors



Thanks & Questions



http://www.my.cs.utsa.edu/~yguo

